TY  - BOOK
AU  - Sutherland Stuart
TI  - RTL modeling with system verilog for simulation and synthesis
U1  - 621.392 
CY  - Oregon
KW  - ETC_ELECTRONICS
ER  -