Normal view MARC view ISBD view

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

"Brandon Noia,"

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs - Wiesbaden Springer 2014

ISBN: 9783319023779

Subjects--Topical Terms:
ETC_ELECTRONICS

Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Welcome to RIT Central Library

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

You are Visitor Number